

70XX SERIES

Voltage Detector

Features

- Low power consumption
- Low temperature coefficient
- Built-in high-stability reference source
- Built-in hysteresis characteristic
- TO-92 package
- SOT-89 package

Applications

- Battery checkers
- Level selectors
- Power failure detectors
- Microcomputer reset
- Battery memory backup
- Non-volatile RAM signal storage protectors

General Description

The 70XX series is a set of three-terminal low power voltage detectors implemented in CMOS technology. Each voltage detector in the series detects a particular fixed voltage ranging from 2.2V to 7V. The voltage detectors consist of a high-precision and low power consumption standard voltage source, a comparator, hysteresis

circuit, and an output driver. CMOS technology ensures low power consumption. Although designed primarily as fixed voltage detectors, these devices can be used with external components to detect user specified threshold voltages (NMOS open drain type only).

Selection Table

Part No.	Detectable Voltage	Hysteresis Width	Tolerance
7022A	2.2V	0.11V	$\pm 2\%$
7024A	2.4V	0.12V	$\pm 2\%$
7027A	2.7V	0.135V	$\pm 2\%$
7030A	3.0V	0.15V	$\pm 2\%$
7033A	3.3V	0.165V	$\pm 2\%$
7039A	3.9V	0.195V	$\pm 2\%$
7044A	4.4V	0.22V	$\pm 2\%$
7050A	5.0V	0.25V	$\pm 2\%$
7070A	7.0V	0.35V	$\pm 2\%$


Note: The output type selection codes are:
NMOS open drain normal open, active low
PMOS open drain normal open ,active high
For example: The 7050A is a 5.0V, NMOS open drain active low output

Output type selection table


TYPE \ VDD	VDD > VDET(+)	VDD ≤ VDET(-)
TYPE	VOUT	
A	Hi-Z	VSS
B	Hi-Z	VDD

Block Diagram

N channel open drain output (normal open; active low)



A type




Dash LineVIN from Lo→Hi


Solid LineVIN from Hi→Lo

Pin Assignment


TO-92



OUT VDD VSS



SOT-89



OUT VDD VSS

Absolute Maximum Ratings

Supply Voltage.....	-0.3V to 26V
Output VoltageVss-0.3V to VDD+0.3V	50mA
Storage Temperature.....-50°C to 125°C	200mW
Operating Temperature0°C to 70°C	

Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

7022A

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	2.037	2.1	2.163	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	3.1	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	1.5	3	--	mA
ΔV_{DET} ΔT_A	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

7027A

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	2.619	2.7	2.781	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	3.7	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	2	4	--	mA
ΔV_{DET} ΔT_A	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

7030A

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	2.91	3.0	3.09	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	4.0	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	2	4	--	mA
ΔV_{DET} ΔT_A	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

7033A
 $T_A=25^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	3.201	3.3	3.399	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	4.3	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	2	4	--	mA
$\frac{\Delta V_{DET}}{\Delta T_A}$	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

7042A
 $T_A=25^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	4.074	4.2	4.326	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	5.2	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	3	6	--	mA
$\frac{\Delta V_{DET}}{\Delta T_A}$	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

7044A
 $T_A=25^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
VDET	Hi→Lo Detectable Voltage	--	--	4.368	4.4	4.532	V
VHYS	Hysteresis Width	--	--	0.02 VDET	0.05 VDET	0.1 VDET	V
IDD	Operating Current	5.4	No load	--	3	5	uA
VDD	Operating Voltage	--	--	1.6	--	18	V
IOL	Output Sink Current	2	VOUT=0.2V	3	6	--	mA
$\frac{\Delta V_{DET}}{\Delta T_A}$	Temperature Coefficient	--	0°C<Ta<70°C	--	±0.9	--	mV/°C

Functional Description

The 70XX series is a set of voltage detectors equipped with a high stability voltage reference which is connected to the negative input of a comparator---denoted as V_{REF} in the following figure for NMOS output voltage detector. When the voltage drop to the positive input of the comparator (i.e., V_B) is higher than V_{REF}, V_{OUT} goes high, M₁ turns off, and V_B is expressed as V_{BH}=V_{DD}×(RB+RC)/(RA+RB+RC). If V_{DD} is decreased so that V_B falls to a value less than V_{REF}, the comparator output inverts from high to low, V_{OUT} goes low, V_C is high, M₁ turns on, RC is bypassed, and V_B becomes: V_{BL}=V_{DD}×RB/(RA+RB), which is less than V_{BH}. By so doing, the comparator output will stay low to prevent the circuit from oscillating when V_B ≈ V_{REF}. If V_{DD} falls below the minimum operating voltage, the output becomes undefined. When V_{DD}

goes from low to V_{DD}×RB/(RA+RB) > V_{REF}, the comparator output and V_{OUT} goes high.

The detectable voltage is defined as:

$$V_{DET}(-) = \frac{RA + RB + RC}{RB + RC} \times V_{REF}$$


The release voltage is defined as:

$$V_{DET}(+) = \frac{RA + RB}{RB} \times V_{REF}$$

The hysteresis width is:

$$V_{HYS} = V_{DET}(+) - V_{DET}(-)$$

The figure demonstrates the NMOS output type with positive output polarity (V_{OUT} is normally open, active low). The MD70XX series also supplies options for other output types with active high outputs. Application circuits shown are examples of positive output polarity (normally open, active low) unless otherwise specified.




NMOS output voltage detector (70XXA)

Application Circuits


Microcomputer reset circuit

Normally a reset circuit is required to protect the microcomputer system from malfunctions due to power line interruptions. The following examples show how different output configurations perform a reset function in various systems.

- NMOS open drain output application for separate power supply





- NMOS open drain output application with R-C delay



Power-on reset circuit


With several external components, the NMOS open drain type of the 70XX series can be used to perform a power-on reset function as shown:




5V power line monitoring circuit

Generally, a minimum operating voltage of 4.5V is guaranteed in a 5V power line system. The 7044A is recommended for use as 5V power line monitoring circuit.

- 5V power line monitor with power-on reset




- with 5V voltage regulator



Change of detectable voltage

If the required voltage is not found in the standard product selection table, it is possible to change it by using external resistance dividers or diodes.


- Varying the detectable voltage with a resistance divider



$$\text{Detectable voltage} = \frac{RA \times RB}{RB} \times V_{DET}$$

$$\text{Hysteresis width} = \frac{RA \times RB}{RB} \times V_{HYS}$$


- Varying the detectable voltage with a diode



$$\text{Detectable Voltage} = V_{f1} + V_{f2} + V_{DET}$$


Malfunction analysis

The following circuit demonstrates the way a circuit analyzes malfunctions by monitoring the variation or spike noise of power supply voltage.



Charge monitoring circuit

The following circuit shows a charged monitor for protection against battery deterioration by overcharging. When the voltage of the battery is higher than the set detectable voltage, the transistor turns on to bypass the charge current, protecting the battery from overcharging.



Level selector

The following diagram illustrates a logic level selector.

