MICROELECTRONICS
APPLICATION DESIGN GUIDE 2016
INNOVATION + MINIATURIZATION = STREAMLINED SIGNAL PATH

Samtec leverages industry-leading expertise in high-speed interconnect design, system level signal integrity, and advanced IC packaging, to develop innovative advanced microelectronics solutions that are optimized for performance, size and cost, to support next generation systems, modules and components.
MICROELECTRONICS CAPABILITIES TAILORED TO YOUR APPLICATION

Choose any level of technology or combination of technologies to build your solution.

GLASS CORE TECHNOLOGY - LEVEL 1
High-density via holes are drilled into high quality glass wafers

GLASS CORE TECHNOLOGY - LEVEL 2
Via holes are filled & hermetically sealed to create the Through-Glass Vias (TGVs)

GLASS CORE TECHNOLOGY - LEVEL 3
Circuits are formed by applying Redistribution Layers (RDLs) to the TGVs

IC PACKAGING & ASSEMBLY
Die attach, flip chip, wirebond & finishing for high-performance IC packages

SYSTEM LEVEL SOLUTIONS
Integration of IC packages to create MCMs and other high-performance components
GLASS CORE TECHNOLOGY
EXTREME IC PACKAGE MINIATURIZATION

Glass is an excellent low loss, lower cost solution compared to traditional silicon and organic substrates, and provides a solid processing infrastructure for IC packaging applications. Additional benefits of glass substrates include:

- Electrical conductivity
- TCE match to the glass
- Increased reliability of large I/O dies with fine pitches
- Low warp
- Hermetic Cu-based vias
- Reduced wafer breakage
- Thermal cycling reliability

- Improved thermal conductivity vias for logic, power or other applications where thermal management is critical
- Biomedical sensors can be assembled by wafer level processing
- Excellent packaging platform for incorporating optical waveguides, turning mirrors

Samtec’s Glass Core Technology (GCT) allows for IC packaging solutions with faster cycle times and KGD testing at higher packaging integration levels, at the lowest cost in the marketplace.

Achieve maximum functionality in a significantly smaller footprint with glass-based IC packages, modules and components, as compared to traditional IC packaging substrates.

### DESIRED PROPERTIES

<table>
<thead>
<tr>
<th></th>
<th>GLASS</th>
<th>SILICON</th>
<th>ORGANIC LAMINATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTV</td>
<td>&lt; 5 µm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Warp</td>
<td>&lt; 2 µm / 20 mm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Insulation Resistance</td>
<td>High</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Optical Transparency</td>
<td>Optical I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Surface Roughness</td>
<td>&lt; 5 nm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TCE</td>
<td>3.2 ppm / °C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hermetic Vias</td>
<td>Mil-Spec.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Samtec’s Glass Core Technology (GCT) is a proprietary process that leverages the performance benefits of glass by creating small diameter, fine pitch Through-Glass Vias (metalized and hermetically sealed), and the formation of circuits on glass via a unique thin-film Redistribution Layer process. The result is a performance optimized, ultra-miniaturized substrate, ideal for next generation IC packaging. See pages 12-13 for current Glass Core Technology Design Rules & Guidelines.

**GLASS CORE TECHNOLOGY PROCESS**

Samtec’s Glass Core Technology (GCT) is a proprietary process that leverages the performance benefits of glass by creating small diameter, fine pitch Through-Glass Vias (metalized and hermetically sealed), and the formation of circuits on glass via a unique thin-film Redistribution Layer process. The result is a performance optimized, ultra-miniaturized substrate, ideal for next generation IC packaging. See pages 12-13 for current Glass Core Technology Design Rules & Guidelines.

**THROUGH-GLASS VIA (TGV) METALIZATION**

The challenges of generating small diameter through-holes in glass with fine pitches are eliminated with Samtec’s proprietary Glass Core Technology process, which enables:

- Hermetic / high conductivity vias
- Miniaturization:
  - 100 µm (0.1 mm) pitch, with roadmap to 40 µm (0.04 mm)
  - 40 µm (0.04 mm) diameter, with roadmap to 10 µm (0.01 mm)
- Laser formed holes:
  - 200+ µm (0.2 mm) thick glass
  - Optimized coplanarity (< 20 µm wafer bow)

Samtec offers three types of TGVs: tapered, hourglass and straight. TGV type is dependent upon industry and application requirements.

Contact sme@samtec.com to discuss your specific application and requirements.

**REDISTRIBUTION LAYER (RDL) CIRCUIT PATTERNING**

Samtec’s Redistribution Layer (RDL) technology is a unique, thin-film approach to interfacing with the TGVs. This technique enables circuit formation on glass substrates which provides a low loss, fan-out of chip and package interconnects at a lower cost than silicon interposers.
IC PACKAGING CAPABILITIES
DESIGN, ASSEMBLY & SUPPORT

Samtec provides complex package assembly, including precision die attach and ultra-fine pitch wirebond, for a variety of traditional and glass substrates, with expertise in packaging and substrate design, stacked die and multi-chip modules.

See pages 14-15 for current IC Packaging Design Rules & Guidelines. Contact SME@samtec.com to discuss your application.
ADVANCED MICROELECTRONICS APPLICATIONS

Samtec’s Microelectronics Group and Teraspeed® Consulting Technology Centers provide unprecedented support for advanced microelectronics packaging design and simulation, from prototype to full-volume production, with analysis expertise that enables IC application optimization.

APPLICATION SPECIFIC DESIGN & SUPPORT

- Advanced design of OC-48, XAUI and OC-192 packages
- SI-enabled layouts for 28 Gbps and 56 Gbps systems
- Custom 2D and 3D applications
- MEMS, Microfluidic MEMS
- Image Silicon Photonics & Modules
- Smart Systems-on-Interposer
- Prototype assemblies and real-time testing
- Package characterization
- I/O buffer sizing & design kits

OPTICS & PHOTONICS

Samtec Optics and Microelectronics Groups work in collaboration to design and develop advanced solutions, such as our next generation SiPho Optical Engines.

- VCSEL-based micro optics
- Advanced PD & VCSEL Silicon Photonics
- Stacked interposers

Contact sme@samtec.com to discuss your application.

SUBSTRATE DESIGN, MODELING, TESTING & PROCUREMENT

Samtec also offers assistance in materials selection and procurement, as well as modeling, test and design services.

- Substrate design, including ceramic, flex, organic (FR4, BT, Rogers), silicon, metal, borosilicate glass, cover glass, sapphire, and fused silica, BGA and MCM design
- Layout software (e.g. SOLIDWORKS, PADS)
- Substrate modeling, including full wave EM (Electromagnetic) tools, data processing and channel simulation
- Procurement of substrates through approved vendors
Samtec offers design and development support, fabrication and assembly for advanced microelectronics systems, including highly integrated and miniaturized modules and components.

Glass Core Technology-based substrates are ideal for a variety of industries & applications:

- Industrial tracking and data collection
- Orthopedic rehabilitation / recovery
- Animal health monitoring
- Medical external monitoring
- Fuel and power consumption
- Home security and infrared cameras
- Wearable technology
- Automotive monitoring & tracking
- Incorporation of glass interposers for 2.5D and 3D solutions
- Integrated microfluidic channels in devices: laser formed holes and channels in glass, available in any construction with hermetically metalized vias
- Sapphire substrates with platinum vias and etched cavities for biocompatible solutions
- Miniaturized biomedical devices
- Active and passive components: RF filters, optics modules, VCOs, etc.

GCT enables endless possibilities for highly integrated, ultra-miniaturized modules and components, including:

Contact the specialists at sme@samtec.com to discuss your application.
WIRELESS SMART MODULES: PROVIDING INTELLIGENCE TO THE MODULE

Surface mount modules enabled by Samtec’s Glass Core Technology incorporate a controller, communication (radio), power management and sensor elements, while offering extremely low power consumption. Wireless Smart Modules can connect to existing or next generation sensors.

ENDLESS DESIGN POSSIBILITIES

- Smallest devices for sensor alerts
- Application-specific based designs
- “Plug-n-Play” solutions
- Expandable up to 256 bio/chem sensors
- Cloud-based sensor for data access

SMART MODULE ADVANTAGES

- Improved system performance:
  - Low loss / high frequency properties
  - Capable of high-density I/O, designed for high-speed / high frequency performance
  - Reduces external interconnects and overall weight, resulting in lower overall system cost
- Designed for high volume manufacturing; low cost solution
- Hermetic sealing for harsh environments
- Ultra miniaturized and integrated:
  - 3D system integration with ultra micro footprint and weight; ideal for microfluidic applications
  - Small feature size (<10 µm) allows for more capabilities in the same volume
  - Vias may be located anywhere as part of standard processing
  - Embedded passive and active components simplifies end user design

MINIATURIZED COMPONENTS & MODULES

Samtec’s Glass Core Technology is ideal for both active and passive devices.

PASSIVE DEVICES:
- Band, low, high pass filters
- Inductors, capacitors and resistors
- Couplers
- Splitters
- Delay lines
- Attenuators
- Antennas
- 50 ohm loads

ACTIVE DEVICES:
- VCOs
- Amplifiers
- Tunable filters
- Optics modules

Glass Core Technology-based RF Filter
**SAMTEC TECHNOLOGY CENTERS**  
**INTEGRATION LEADS TO INNOVATION**

Samtec Technology Centers are dedicated to developing and advancing technologies, strategies and products to optimize system performance and cost. These complimentary, cross-functional groups leverage their expertise and experience to ensure complete system optimization from Silicon-to-Silicon™.

### SAMTEC MICROELECTRONICS GROUP

The Microelectronics Group brings a unique blend of signal integrity and advanced IC packaging expertise to provide full channel system support. Capabilities include precision die attach, fine pitch and low profile wirebond, flip chip, underfill and stacked die, complete IC-to-Board design, support and manufacturing of IC packaging, glass and traditional substrates, and micro optical engines.

### SIGNAL INTEGRITY GROUP

The Signal Integrity Group (SIG) provides in-house signal integrity expertise for complex applications, with live EE support available 24/7 worldwide. Services include full-channel analysis, high-data rate simulations, application-specific design and development assistance, and advanced design support.

### ADVANCED INTERCONNECT DESIGN

The Samtec Advanced Interconnect Design Technology Center (AID) ensures your interconnect systems are designed for quality, design flexibility, ease-of-processing, and even supply chain risk minimization. The AID Tech Center provides precision stamping, plating, molding and automated assembly for high-speed, fine pitch, array, and micro-rugged interconnects.
Teraspeed® Consulting offers Tier 1 level signal integrity expertise and capabilities delivered directly to your engineering team. Capabilities include complete system design, full channel signal and power integrity analysis and modeling, thermal management, in-depth signal integrity training, and signal integrity optimized advanced IC packaging for 28 Gbps and beyond.

The Samtec Optical Group is an engineering team dedicated to the design, development, and application support of high-performance micro optical engines, active optical assemblies, and high-density ganged passive optical panel solutions.

The High-Speed Cable Technology Center focuses on R&D and manufacturing of precision extruded micro coax and twinax cable used for high-speed, high-density cable assemblies, including 26-38 AWG, 50/75/85/100 Ω impedance, and systems rated at 28 Gbps and beyond.
The following dimensions are guidelines designed to help release product to manufacturing as quickly as possible. Full capabilities are not limited to the specifications included in this document. Please contact SME@samtec.com for applications with tighter requirements.

**THROUGH-GLASS VIA WAFERS & INTERPOSERS**

Samtec Through-Glass Vias enable Through-Glass Via wafers and interposer die. TGV wafers permit the integration of glass and metal into a single wafer, while interposer die permit more efficient connections and cycle times.

The hermetically sealed wafers are manufactured from both high quality borosilicate and quartz glass. Through the use of high quality wafer material, combined with top metalization technology, Samtec wafers become a one of a kind packaging product.

**BOROSILICATE**

**Characteristics:**
- Excellent clarity and rigidness
- High thermal shock resistance
- Low density glass
- Low thermal expansion
- Spectral transmittance cof. 90%

**Applications:**
- Bio / Medical
- Photonics
- Biometric Sensors

**INTERPOSER DIE SPECIFICATIONS (FUSED SILICA)**

<table>
<thead>
<tr>
<th>DETAIL</th>
<th>UNITS (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal Thickness</td>
<td>500</td>
</tr>
<tr>
<td>TTV (Total Thickness Variation)</td>
<td>5</td>
</tr>
<tr>
<td>Top Via Diameter</td>
<td>70 ±5</td>
</tr>
<tr>
<td>Bottom Via Diameter</td>
<td>65 ±5</td>
</tr>
<tr>
<td>Via Pitch</td>
<td>150</td>
</tr>
<tr>
<td>Slots Width</td>
<td>70 ±5</td>
</tr>
<tr>
<td>Slots Length (Demonstrated)</td>
<td>1000</td>
</tr>
</tbody>
</table>

**STANDARD TGV DESIGN GUIDELINES (BOROSILICATE GLASS)**

<table>
<thead>
<tr>
<th>DETAIL</th>
<th>UNITS (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Nominal Glass Thickness*</td>
<td>200 300 500</td>
</tr>
<tr>
<td>TTV (Total Thickness Variation)</td>
<td>5</td>
</tr>
<tr>
<td>B Side A Via Diameter</td>
<td>40 ±5 60 ±5 70 ±5</td>
</tr>
<tr>
<td>C Side B Via Diameter</td>
<td>40 ±5 60 ±5 70 ±5</td>
</tr>
<tr>
<td>D Side A Via Depth</td>
<td>&lt; 0.5</td>
</tr>
<tr>
<td>E Side B Via Depth</td>
<td>&lt; 0.5</td>
</tr>
<tr>
<td>F Via Pitch</td>
<td>2x B</td>
</tr>
<tr>
<td>Via Positional Accuracy</td>
<td>±13</td>
</tr>
</tbody>
</table>

*Custom nominal thicknesses also available.

**WAFER SPECIFICATIONS (BOROSILICATE GLASS)**

<table>
<thead>
<tr>
<th>DETAIL</th>
<th>UNITS (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal Thickness*</td>
<td>200 300 500</td>
</tr>
<tr>
<td>TTV (Total Thickness Variation)</td>
<td>5</td>
</tr>
<tr>
<td>Top Via Diameter</td>
<td>80 ±5 85 ±5 100 ±5</td>
</tr>
<tr>
<td>Bottom Via Diameter</td>
<td>50 ±5</td>
</tr>
<tr>
<td>Via Pitch</td>
<td>120 160 200</td>
</tr>
</tbody>
</table>

*Custom nominal thicknesses also available.

**FUUSED SILICA**

**Characteristics:**
- High purity glass
- Wide operating temperature range
- High thermal shock resistance
- Low coefficient of thermal expansion
- Low fluorescence

**Applications:**
- Bio / Medical
- Photonics
- Biometric Sensors

**BIOLOGICAL APPLICATIONS**

- Bio / Medical
- 2.5D / 3D Packaging
- Display / Photonics
- RF MEMS
- Optoelectronics
Redistribution Layer (RDL) technology provides a unique thin-film approach for interfacing to TGVs. The technique enables circuit formation on various glass substrates.

### GLASS CORE TECHNOLOGY CAPABILITIES

<table>
<thead>
<tr>
<th>SPECIFICATIONS</th>
<th>CURRENT</th>
<th>ROADMAP</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of Metal Layers per Side</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>A Glass Core Thickness</td>
<td>300 to 700 µm</td>
<td>100 µm</td>
</tr>
<tr>
<td>Core Via Diameter</td>
<td>40 µm</td>
<td>10 µm</td>
</tr>
<tr>
<td>Core Via Pitch</td>
<td>100 µm</td>
<td>40 µm</td>
</tr>
<tr>
<td>G, H Line / Spacing</td>
<td>15 µm / 15 µm</td>
<td>5 µm / 5 µm</td>
</tr>
<tr>
<td>L Copper Thickness</td>
<td>1-10 µm</td>
<td></td>
</tr>
<tr>
<td>M Polyimide Thickness 1 &amp; 2</td>
<td>5 µm</td>
<td></td>
</tr>
<tr>
<td>Solder Ball Types</td>
<td>Sn63Pb37, PbSn5, PbSn10, SAC</td>
<td>Cn / Sn Pillars</td>
</tr>
<tr>
<td>Under Bump Metalization (UBM)</td>
<td>ENIG</td>
<td></td>
</tr>
</tbody>
</table>

### CROSS SECTION - 2 METAL LAYERS (CURRENT CAPABILITY)

- **A** Glass Core Thickness
- **L** Copper Thickness
- **M** Polyimide Thickness 1 & 2
- **G** Solder Ball Types
- **H** Under Bump Metalization (UBM)

### CROSS SECTION - 4 METAL LAYERS (FUTURE CAPABILITY)

- **Electroless Ni**
- **Immersion Au**
- **Metal Layer: Cu**
- **Polyimide Layers**
- **TGV Core with Cu Vias**
- **Polyimide Vias**
- **Metal Layer: Cu**
- **Standard MCM**
- **Solder Balls Can Be Placed on Backside**
DESIGN GUIDELINES | IC PACKAGING & ASSEMBLY

The following dimensions are guidelines designed to help release product to manufacturing as quickly as possible. Full capabilities are not limited to the specifications included in this document. Please contact SME@samtec.com for applications with tighter requirements.

**DIE ATTACH**

- Minimum distance between surrounding square of fiducial and neighboring objects must be 0.048 mm
- Gray level contrast between background and fiducial must be a minimum of 100 gray levels out of 256
- Background of fiducial must not have a structure and background must be single-colored gray level
- Maximum die size for dipping: 50 mm x 50 mm
- No waffle-pack handling for die < 1 mm²
- Maximum length to width ratio for components: 5:1
- Saw kerfs must be at least 25 μm and into the dicing tape (through the entire wafer thickness)
- Die attach materials can be non-conductive, conductive, die-attach-films (DAF) and solder preforms; other processes can be discussed per customer requirements

<table>
<thead>
<tr>
<th>TOP DOWN</th>
<th>DIE ATTACH REQUIREMENTS (TYPICAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>A</td>
<td>Minimum Die Size</td>
</tr>
<tr>
<td>B</td>
<td>Overlap of Die Attach Ground Plane to Die Edge</td>
</tr>
<tr>
<td>C</td>
<td>Space Between Fiducial Edge to Die Attach Ground Plane Edge</td>
</tr>
</tbody>
</table>

**DAM & ENCAPSULATE**

- Maximum encapsulation thickness (board surface to top of encapsulation): 0.024" (600)
- Automated dispense tool heated work area: 12" x 16"*
- Total work area: 20" x 30"*
- Machine positioning accuracy and repeatability: +/- 0.001"*

<table>
<thead>
<tr>
<th>TOP DOWN</th>
<th>SIDE PROFILE</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>ORGANIC (min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Dam Width</td>
</tr>
<tr>
<td>B</td>
<td>Space of Dam to Wirebond Lead Edge</td>
</tr>
<tr>
<td>C</td>
<td>Space of Fiducial to Dam*</td>
</tr>
<tr>
<td>D</td>
<td>Overlap of Encapsulation to Top of Wirebond Loop</td>
</tr>
<tr>
<td>E</td>
<td>Height of Encapsulation**</td>
</tr>
</tbody>
</table>

*Must be outside encapsulated region
**Board surface to top of encapsulation
FLIP CHIP & UNDERFILL

Package Size (approximate):
- Min: 10 mm x 10 mm
- Max: 63 mm x 63 mm

Flux:
- Tac-Flux-025 & WS-609
- Other no-clean flux types
- Water soluble flux types

Substrate BGA Solder Ball:
- Min Size: 0.18" dia. (approx.)
- Max Size: 0.025" dia. (approx.)
- Material: Eutectic Pb:Sn (37:63) or Pb-Free

Substrate BGA Pad:
- Closest Pitch: 0.80 mm x 0.80 mm
- Furthest Pitch: No constraint
- Pad Layout: Any configuration is acceptable

LAYER THICKNESS (TYPICAL)

<table>
<thead>
<tr>
<th>LOCATION</th>
<th>STANDARD (µm)</th>
<th>CUSTOM (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core Substrate</td>
<td>800</td>
<td>400*</td>
</tr>
<tr>
<td>Core Cu</td>
<td>25</td>
<td>21</td>
</tr>
<tr>
<td>Build-up Cu</td>
<td>14.5</td>
<td>2</td>
</tr>
<tr>
<td>Insulation Layer</td>
<td>33</td>
<td>12</td>
</tr>
<tr>
<td>Solder Resist Layer</td>
<td>21</td>
<td>18</td>
</tr>
<tr>
<td>Nickel Plating</td>
<td>3 - 7</td>
<td></td>
</tr>
<tr>
<td>Gold Plating</td>
<td>0.03 ~ 0.12</td>
<td></td>
</tr>
</tbody>
</table>

No. of Build Up Layers: 1, 2, 3, 4 / side; No. of Core Layers: 2, 4; *Coreless also available

WIREBOND

Plating and layout requirements for substrate pad design as well as wire parameters:
- Wedge Bond - ENIG plating is acceptable; typical wire types include Al, Au and Pt
- Ball Bond - ENEPIG plating is recommended; typical wire types include Au and Cu

Processes that use Au ball bond, require Gold plate per MIL-G-45204, Type III, Grade A, Class 1:
- 99.9% purity minimum
- < 90 Knoop hardness
- 50 µ" thick, minimum

TOP DOWN

SIDE PROFILE

SUBSTRATE STRUCTURE (TYPICAL)

FLIP CHIP PAD DESIGN RULE

TYPICAL WIREBOND SPECIFICATIONS

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>ORGANIC (min)</th>
<th>CERAMIC (min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Wirebond Pad</td>
<td>0.004&quot; (100 µm)</td>
<td>0.003&quot; (75 µm)</td>
</tr>
<tr>
<td>B Wirebond Pad Pitch</td>
<td>0.008&quot; (200 µm)</td>
<td>0.006&quot; (150 µm)</td>
</tr>
<tr>
<td>C Overlap of Wirebond Lead Edge to Via</td>
<td>0.008&quot; (200 µm)</td>
<td>0.007&quot; (175 µm)</td>
</tr>
<tr>
<td>D Space Solder Mask to Wirebond Lead Edge</td>
<td>0.004&quot; (100 µm)</td>
<td>-</td>
</tr>
<tr>
<td>E Overlap of Wirebond Lead Edge to Solder Mask</td>
<td>0.008&quot; (200 µm)</td>
<td>-</td>
</tr>
<tr>
<td>F Space of Die Edge to Wirebond Lead Edge</td>
<td>0.015&quot; (375 µm) or 2x Die Thickness (whichever is greater)</td>
<td></td>
</tr>
<tr>
<td>G Maximum Wire Length</td>
<td>0.250&quot; (6350 µm)</td>
<td></td>
</tr>
<tr>
<td>H Maximum Wire Height</td>
<td>0.100&quot; (2540 µm)</td>
<td></td>
</tr>
</tbody>
</table>